

(43) Date of publication:
19.01.2000 Bulletin 2000/03

(51) Int Cl.⁷: **H01L 21/768**, H01L 21/288,
H01L 23/532

(21) Application number: 99304867.7

(22) Date of filing: 22.06.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
 Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 22.06.1998 US 102431

(71) Applicant: **STMicroelectronics, Inc.**
Carrollton, TX 75006-5039 (US)

(72) Inventors:


- Chan, Tsiu C.
Carrollton, Texas 75006 (US)
- Chiu, Anthony M.
Richardson, Texas 75082 (US)
- Smith, Gregory C.
Carrollton, Texas 75007 (US)

(74) Representative: **Palmer, Roger et al**
PAGE, WHITE & FARRER
54 Doughty Street
London WC1N 2LS (GB)

(54) Silver metallization by damascene method

(57) Silver interconnects (118) are formed by etching deep grooves (114) into an insulating layer (112) over the contact regions, exposing portions of the contact regions and defining the interconnects. The grooves (114) are etched with a truncated V- or U-shape, wider at the top than at any other vertical location, and have a minimum width of 0.25 μm or less. An optional adhesion layer and a barrier layer are sputtered onto surfaces of the groove, including the sidewalls, followed by sputter deposition of a seed layer. Where aluminum is employed as the seed layer, a zincating process may then be optionally employed to promote adhesion of silver to the seed layer. The groove (114) is then filled with silver (116) by plating in a silver solution, or with silver and copper by plating in a copper solution followed by plating

in a silver solution. The filled groove (114) which results does not exhibit voids ordinarily resulting from sputter deposition of metal into such narrow, deep grooves, although seams may be intermittently present in portions of the filled groove where metal plated from the opposing sidewalls did not fuse flawlessly at the point of convergence. Portions of the silver (116) and other layers above the insulating material (112) are then removed by chemical-mechanical polishing, leaving a silver interconnect (118) connected to the exposed portion of the contact region (110) and extending over adjacent insulating regions to another contact region or a bond pad. Silver interconnects (118) thus formed may have smaller cross-sections, and thus a greater density in a given area, than conventional metallic interconnects.



EP 0 973 195 A1

Description

[0001] The present invention relates generally to the formation of integrated circuit interconnect structures, and more specifically to a technique for forming silver metal interconnects within integrated circuit devices. The technique is particularly adapted for use with very small device geometries.

[0002] As device geometries within integrated circuits shrink, interconnects--conductive lines connecting devices to each other and to input and output pads--are becoming an obstacle to achieving greater device densities. In order to fit a larger number of devices on the same size die or on a smaller die, a larger number of interconnects must also be formed within a given area, and must continue to effectively conduct signals across relatively substantial distances on the die. Since interconnects typically run parallel to each other on a given metallization level, either the interconnect size (width or cross-sectional area) or the distance between adjacent interconnects, or both, must be reduced to increase the number of interconnects which may fit on a fixed-size die for carrying signals between devices. Reducing an interconnect's width or cross-sectional area increases the resistance of the interconnect, requiring larger voltages and/or currents to drive signals carried by the interconnects. Reducing the distance between adjacent interconnects creates a greater potential for capacitive coupling and signal errors.

[0003] One approach to increasing the number of interconnects which may be formed in a given area involves utilizing lower resistivity metals. Interconnects are typically formed of aluminum, which has a resistivity of about $2.7 \mu\Omega\text{-cm}$. By utilizing lower resistivity metals, such as copper ($1.7\text{-}1.8 \mu\Omega\text{-cm}$) or silver ($1.2\text{-}1.5 \mu\Omega\text{-cm}$), interconnects with smaller widths and cross-sectional areas could be formed without increasing the total resistance of the interconnect. Thus, a larger number of interconnects could be formed within a given area without impacting performance.

[0004] Unfortunately, some lower resistivity metals are incompatible with existing techniques for forming interconnects. A typical process for forming aluminum metal or aluminum alloy interconnects in accordance with the known art is depicted in Figures 5A through 5D. Current technology in metallization of integrated circuits involves forming an aluminum metal or alloy layer 502 over substrate 504 including devices and device contacts 506 formed through one or more dielectric layers 508, 510 over the devices, as depicted in Figure 5A. In the embodiment depicted, dielectric 508 is a conformal dielectric layer such as an undoped oxide formed by chemical vapor deposition, while dielectric 510 is a spin-on glass. Contacts 506 may be formed of various materials such as tungsten or tungsten and polysilicon in the contact holes.

[0005] Aluminum layer 502 is then patterned by forming a photoresist layer over aluminum layer 502 and ex-

posing and developing the photoresist to leave patterned resist lines 512, as illustrated in Figure 5B. Aluminum layer 502 is then plasma etched with resist lines 512 in place to remove those portions of aluminum layer 502 which are not protected by resist lines 512, leaving interconnects 514 as depicted in Figure 5C. Interconnects 514 are shown in cross-section in Figure 5C, but may extend for substantial distances over the die to another contact or input/output pad (not shown). Photoresist lines 512 are then removed, and a dielectric layer 516 is deposited in the gaps between interconnects 514 and over interconnects 514 by plasma deposition and/or by spin-on dielectrics, as illustrated in Figure 5D. Additional levels of metallization and vias are added, if necessary, by repeating the steps depicted.

[0006] The methodology depicted above and the many variants known in the art suffer from the limitation that the metallization layer (aluminum 502 in the depicted example) must be etchable with the patterned photoresist in place. In effect, the metallization layer must be etchable at temperatures below approximately 200°C . Above that temperature, conventional polymer photoresists begin breaking down. Plasma or reactive ion etching may be utilized to etch aluminum below that temperature since aluminum reacts with halogens, such as chlorine or fluorine ions, to form a halide which is sufficiently volatile to be removed at low temperatures. Combined with ion bombardment, this reaction allows aluminum to be anisotropically etched to form interconnects with vertical sidewalls.

[0007] Metals having lower resistivities, such as copper or silver, do not form sufficiently volatile compounds at temperatures low enough to prevent photoresists from breaking down. Alternative etch processes, such as wet etching, generally produce unsatisfactory results, such as undercutting. Alternative masking processes to etching the conductive material with a photoresist mask, such as "hard" masking with deposited oxide layers, introduce an unreasonable level of additional complexity into the overall process. Thus, conventional processing techniques of the type described above may not be adapted in a satisfactory manner to produce interconnects with lower resistivity metals, particularly with silver. Efforts are currently being directed to developing processes for forming interconnects with copper, since silver is more expensive and less malleable than copper. Additionally, problems with silver migration in the presence of moisture are known in the art, making the use of silver unreliable.

[0008] It would be desirable to provide a processing method, and a resulting structure, which would permit the use of low resistivity metal interconnects in an integrated circuit. It would further be desirable for a method producing such low resistivity metal interconnects to be compatible with presently available processing techniques, and to be available without significantly adding to processing complexity.

[0009] Silver interconnects are formed by etching

deep grooves into an insulating layer over the contact regions, exposing portions of the contact regions and defining the interconnects. The grooves are preferably etched with a truncated V- or U-shape, wider at the top than at any other vertical location, and have a minimum width of 0.25 μm or less. An optional adhesion layer and a barrier layer are sputtered onto surfaces of the groove, including the sidewalls, followed by sputter deposition of a seed layer. Where aluminum is employed as the seed layer, a zincating process may then be employed to promote adhesion of silver to the seed layer. The groove is then filled with silver by plating in a silver solution, or with silver and copper by plating in a copper solution followed by plating in a silver solution. The filled groove which results does not exhibit voids ordinarily resulting from sputter deposition of metal into such narrow, deep grooves, although seams may be intermittently present in portions of the filled groove where metal plated from the opposing sidewalls did not fuse flawlessly at the point of convergence. Portions of the silver and other layers above the insulating material are then removed by chemical-mechanical polishing, leaving a silver interconnect connected to the exposed portion of the contact region and extending over adjacent insulating regions to another contact region or a bond pad. Silver interconnects thus formed may have smaller cross-sections, and thus a greater density in a given area, than conventional metallic interconnects.

[0010] The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figures 1A-1H depict cross-sections for a process of forming silver interconnects in accordance with a preferred embodiment of the present invention;

Figures 2A-2G are cross-sections for a process for forming silver interconnects in accordance with an exemplary embodiment of the present invention;

Figures 3A-3C depict cross-sections for a process for forming silver interconnects in accordance with an alternative embodiment of the present invention;

Figures 4A-4D are cross-sections for a process for forming copper and silver interconnects in accordance with an alternative embodiment of the present invention; and

Figures 5A-5D are cross-sections for a typical process for forming aluminum metal or aluminum alloy interconnects in accordance with the known art.

[0011] The process steps and structures described below do not form a complete process flow for manufacturing integrated circuits. The present invention can be practiced in conjunction with integrated circuit fabrication techniques currently used in the art, and only so much of the commonly practiced process steps are included as are necessary for an understanding of the present invention. The figures representing cross-sections of portions of an integrated circuit during fabrication are not drawn to scale, but instead are drawn so as to illustrate the important features of the invention. Moreover, although the exemplary embodiment described herein illustrates the present invention as applied to contacts, the same processing techniques may also be applied to formation of interconnects and vias at levels of metallization above the first level.

[0012] **Figures 1A** through **1H** depict cross-sections for a process of forming silver interconnects in accordance with a preferred embodiment of the present invention. The process begins with a plurality of devices having source/drain regions **120** and gates **122** and separated by isolation oxides **124**, formed in substrate **102** as illustrated in **Figure 1A**. An insulating layer **104** is formed over the devices and isolation regions, such as by depositing an undoped silicon oxide. A planarizing insulating material **106**, for example, spin-on-glass, may then be formed as depicted in **Figure 1B** to form a more planar upper surface for formation and patterning of subsequent layers. Insulating layers **104** and **106** are then selectively etched to form contact holes **108**, illustrated in **Figure 1C**, exposing contact regions for devices within substrate **102**. Contact holes **108** are then filled with conductive material, for example, tungsten, to form conductive plugs **110** as depicted in **Figure 1D**, which will electrically connect the contact regions of devices within substrate **102** to subsequently formed interconnects.

[0013] The processes for completing the steps illustrated in **Figures 1A** through **1D** are well-known to those skilled in the art. Interconnects connecting conductive plugs **110** to other devices or input/output pads are subsequently formed by a "damascene" or groove-filling process depicted in **Figure 1E** through **1H**. In the damascene process, long used to inlay precious metals in the fabrication of jewelry, a trench is formed and filled with a metal, then polished flush to form a smooth surface. As adapted for application in the semiconductor industry, the damascene method entails covering the substrate surface, including transistors and other devices formed on the wafer, with a dielectric layer such as oxide. A patterned photoresist is then formed using high-resolution photolithography, the resist including holes where contacts or vias are to be formed and elongated openings defining interconnect lines. The dielectric is then etched, masked by the resist, to form grooves. These grooves are filled with metal by depositing a metal layer, and the metal layer is etched back to leave a conductive wiring pattern within the dielectric

grooves separated by dielectric in the interwiring spaces.

[0014] An insulating layer 112 is formed over substrate 102, on insulating layers 104 and 106 and conductive plugs 110, as illustrated in Figure 1E. Insulating layer 112 may be, for example, an undoped, deposited oxide. Insulating layer 112 is then patterned and selectively etched to form grooves 114, as depicted in Figure 1F. Grooves 114, shown in their smallest cross-section in Figure 1F, expose a portion of conductive plugs 110 and extend over insulating layers 104 and 106 from one conductive plug to another conductive plug contacting a different device or an input/output pad, defining the paths of the interconnects which will be formed within grooves 114. Grooves 114, in their narrowest portions of the cross-section, have a width of less than 0.25 μm , and preferably approximately 0.18 μm , and height-to-width aspect ratios of at least 2-to-1, and preferably on the order of 3-to-1 or 4-to-1, up to or exceeding 5-to-1. Grooves 114 have a truncated V- or U-shaped cross-section.

[0015] A conformal layer of silver 116 is then formed by plating over insulating layer 112 and within grooves 114, as illustrated in Figure 1G, filling grooves 114. Either electroplating, in which an electrode is connected to substrate 102, or electroless plating may be utilized. Portions of silver layer 116 above insulating layer 112 are then removed, such as by chemical-mechanical polishing (CMP), as depicted in Figure 1H. This leaves silver interconnects 118 within grooves 114 between adjacent portions of insulating material 112. The resultant interconnects, formed by CMP removal of upper portions of silver layer 116 above insulating layer 112, will have a substantially planar upper surface. Since the resistivity of silver is significantly lower than aluminum, the minimum width of interconnects 118 is limited only by the minimum line widths of commercial photolithographic processes suitable for patterning insulating layer 112, plus any additional width resulting from etching grooves 114 within insulating layer 112. This allows interconnects with a narrower cross-section to be formed, and also permits a higher density of interconnects within a given area.

[0016] Referring now to Figures 2A through 2G, cross-sections illustrating a process for forming interconnects in accordance with an exemplary embodiment of the present invention are shown. In the process depicted, a substantially conformal silver layer is formed over a grooved insulating layer and within the grooves by plating, as illustrated above in Figure 1G. The process begins, as depicted in Figure 2A, by formation of insulating layer 112 over a substrate as previously described. Insulating layer 112 may be an oxide formed, for example, by oxidation of tetraethylorthosilicate (TEOS) in accordance with the known art, or by other deposition techniques.

[0017] Insulating layer 112 is patterned and etched to form groove 114 having a minimum width—that is, the

width at the narrowest point of the cross-section cutting across the breadth of groove 114—of 0.25 μm or less. The minimum width of groove 114 which is suitable for the present invention is limited by the ability to etch trenches or groove 114 within insulating layer 112 to the desired width. Groove 114 preferably has a minimum width of approximately 0.18 μm or less. Groove 114 is a "deep" groove, i.e., having a height-to-width aspect ratio in excess of 2-to-1 and preferably of at least approximately 4-to-1. Groove 114 defines the path of the silver interconnect which will be subsequently formed. Accordingly, groove 114 may be etched to run for a substantial distance across, or for the entire length of, a die containing the integrated circuit for which interconnects are desired, and may include changes in lateral direction as necessary. One or more sections of groove 114 may expose a contact region within the-substrate below insulating layer 112.

[0018] Groove 114 in accordance with the present invention is preferably etched with a truncated V- or U-shaped cross-section, with the top of the cross-section being wider than the bottom. Conventional interconnects formed patterning and etching aluminum layers as described earlier are typically wider in a middle portion of the cross-section than at the top or bottom portions of the cross-section. In the present invention, however, groove 114 is preferably narrowest at a bottom portion 114a, and slightly wider at a top portion 114b. For example, if groove 114a is 0.25 μm wide at the narrowest, bottom portion 114a, the groove width may be approximately 0.30 μm at the top portion 114a, without being any wider in the intervening portions. The lip 114c of groove 114 may be "battered" or sloped, as illustrated in the exemplary embodiment. Suitable processes for forming grooves having the indicated features and dimensions are known in the art and may include, for example, an anisotropic etch followed by an isotropic etch.

[0019] Following formation of groove 114 defining the interconnect path, an optional adhesion layer 202 may be formed over insulating layer 112 and on the sidewalls and bottom of groove 114, as depicted in Figure 2C. Adhesion layer 202 is preferably reactively sputtered titanium (Ti), although tantalum (Ta) or other suitable materials selected to promote adhesion between insulating layer 112 and subsequently formed layers may be employed. Adhesion layer 202 is preferably formed to a thickness of at least approximately 200 to 300 Å. Although a thinner adhesion layer may be sufficient to promote adhesion as desired, sputter deposited layers suffer from a well known line-of-sight limitation which results in the deposited material being thinner on surfaces which are, at least to some extent, parallel to the direction in which the sputtered material travels, and relatively thicker on surfaces substantially perpendicular to that direction. Thus, adhesion layer 202 may be thinner on the sidewalls of groove 114 than on the bottom of groove 114 or on the upper surface of insulating layer 112. Formation of adhesion layer 202 to a thickness of up to

about 300 Å provides some level of certainty that the sidewalls of groove 114 will be covered with an adequate thickness. Thicker layers are undesirable as unnecessarily filling a portion of the limited width of groove 114.

[0020] Following formation of adhesion layer 202 (if formed), a barrier layer 204 is formed over adhesion layer 202 above insulating layer 112 and on the surfaces within groove 114, including the sidewalls as well as the bottom. Barrier layer 204 prevents subsequently formed metallic materials from contaminating insulating layer 112. Barrier layer 204 is preferably titanium nitride (TiN) reactively sputtered on top of adhesion layer 202, although other suitable barrier materials such as tantalum nitride (TaN), silicon nitride (SiN), or titanium silicon nitride (TiSiN) may alternatively be employed. For the reasons described above with respect to sputtered adhesion layer 202, barrier layer 204 is preferably formed to a thickness of at least approximately 200 to 300 Å.

[0021] After formation of barrier layer 204 over insulating layer 112 and within groove 114, a seed layer 206 is formed over barrier layer 204 as illustrated in Figure 2E. Seed layer 206 is a conductive, preferably metallic layer to which an electrode is connected for the electroplating processes described below. In the exemplary embodiment, seed layer 206 is preferably sputter deposited silver. Like adhesion layer 202 and barrier layer 204, and for similar reasons, seed layer 206 is preferably formed to a thickness of at least about 200 to 300 Å. Although thicker seed layers may readily be formed by sputter deposition, it is desirable to avoid filling groove 114 to any unnecessary degree. Sputter deposition, which suffers from the limitations described above, may form thicker silver layers over the groove sidewalls in upper portion 114b of groove 114 than in lower portion 114a. Other processes, such as electroplating as described in further detail below, form silver layers on the sidewalls of groove 114 with uniformly increasing thickness in both upper and lower portions 114b and 114a, creating less likelihood that voids will result within the body of the filled groove/interconnect. Furthermore, sputter deposition consumes a disproportionate amount of expensive silver material in forming a given layer thickness, with a lower recovery or reclamation rate, and thus is inefficient when compared to other methods of forming silver within groove 114, such as the electroplating processes described below.

[0022] After formation of seed layer 206, a conformal silver layer 208 is formed over insulating layer 112 and within groove 114 by plating, as depicted in Figures 2F and 2G. An electroplating process is preferably employed. In an example of a suitable electroplating process, an anode is connected to seed layer 206, with the cathode immersed in a silver solution. The substrate is immersed in one or two--preferably two--strike baths (short duration immersions) for a period of approximately 10 seconds for each strike bath. Both strike baths employ an immersion solution containing between 1 and

5.3 g/l (grams/liter) of silver cyanide and between 67.5 and 90 g/l of sodium cyanide at a temperature of approximately 27°C, with a current density of approximately 1.5-2.5 A/dm² at 6 volts being passed between the electrodes through the solution. The substrate is then immersed in a silver solution containing approximately 30 g/l of silver cyanide, 56 g/l of potassium cyanide, 45 g/l of potassium carbonate, and 41 g/l of free potassium cyanide at a temperature of 27°C with a current density of 0.5 A/dm². The substrate remains immersed until the desired thickness of silver is obtained.

[0023] During the electroplating process described, silver "grows" from seed layer 206 by the attachment or fusing of silver from the solution to seed layer 206. Since seed layer 206 is also silver in the exemplary embodiment, conformal silver layer 208 simply subsumes the seed layer. Silver layer 208, shown in Figure 2F at an intermediate stage before groove 114 becomes filled, increases in thickness uniformly over the surface above insulating material 112, the sidewalls of groove 114, and the bottom of groove 114. Silver layer 208 is formed to a thickness at least as great as ½ the maximum width of the unfilled portion of groove 114. A thickness of between approximately 0.2 to 0.3 μm is more than sufficient in the exemplary embodiment, although a thickness less than about 0.2 μm may be suitable for silver layer 208 if groove 114 has a minimum width of 0.25 μm and a maximum width of 0.3 μm as described above. If groove 114 has a minimum width of 0.18 μm, a thickness of less than 0.15 μm is likely to be adequate.

[0024] Groove 114 is thus filled by silver plating from the sidewalls and bottom of groove 114 and fusing at the points of convergence, although seams may be intermittently present in portions of the filled groove where metal plated from opposite sidewalls did not fuse flawlessly. Such seams are unlikely to include detectable voids or impact the conductivity of the interconnect to be formed from the filled groove. The interconnect will be formed by removal of the portions 212 of silver layer 208, barrier layer 204, and adhesion layer 202 above the upper surface of insulating layer 112, for example, by CMP, leaving the portion of silver layer 208 filling groove 114 as the interconnect. This interconnect will have a lower resistivity than conventional metallic interconnects, and therefore may have the dimensions described above without effecting the voltages required for driving signals on the interconnect. Interconnects formed of aluminum, which has a resistivity of about 2.7 μΩ-cm require larger cross-sections than interconnects utilizing lower resistivity metals, such as copper (1.7-1.8 μΩ-cm) or silver (1.2-1.5 μΩ-cm).

[0025] Silver also has advantages over the use of copper in forming interconnects. For instance, silver is more thermally stable than copper, thus making silver more resistant to oxidation. Although silver migration in the presence of moisture, making use of silver unreliable, is a problem known to those in the art, current semiconductor processing techniques keep moisture out,

thus eliminating the problem of silver migration. Silver also has a much slower diffusion rate than copper, thus creating a more reliable contact to a silicon substrate or polysilicon landing pad. Additionally, electromigration is believed to be less of a problem with silver than with copper.

[0026] With reference to **Figures 3A through 3C**, cross-sections are depicted for a process for forming silver interconnects in accordance with an alternative embodiment of the present invention. The alternative process follows the process described above up to the point of forming the seed layer before diverging from the process described in connection with **Figures 2A-2G** above. The unique portion of the alternative process thus begins with groove 114 etched into insulating layer 112 and having adhesion layer 202 and barrier layer 204 deposited over insulating layer 112 and on the sidewalls and bottom of groove 114, as depicted in **Figure 3A**. Seed layer 302 is sputter deposited over adhesion layer 204 to a thickness of at least about 200 to 300 Å, but in the alternative embodiment seed layer 302 is aluminum rather than silver. Aluminum sputter targets for reactively sputtering aluminum are more readily available than silver sputter targets. Additionally, as described above, sputter deposition of silver is inefficient and poorly suited for recovery or reclamation of silver as compared to other silver deposition processes. Aluminum is much cheaper than silver, so that recovery/reclamation is not a significant concern.

[0027] To obtain good adhesion when plating on aluminum, it is usually necessary to start with a pre-coat of zinc or other similar metal (e.g., tin). Plating on aluminum is typically carried out on top of chemically deposited zinc produced by immersion in zincate solutions. Such zincate processes are relatively simple, cheap, and reliable methods for plating on aluminum or aluminum alloys. Zincate processes are less sensitive to alloy composition than alternative processes based on anodizing pretreatments, and do not require the power necessary for anodizing. Furthermore, zincate processes are significantly less expensive than alternative stannate (tin) processes. A suitable zincate process involves electroless plating through the dissolution of aluminum seed layer 302 and the deposition of zinc layer 304 in its place, as illustrated in **Figure 3B**. The basic chemical reaction involves formation of aluminum hydroxide ($\text{Al}(\text{OH})_3$) from aluminum in the anodic reaction and formation of zinc from zinc hydroxide ($\text{Zn}(\text{OH})_4$) in the cathodic reaction. The substrate is immersed in a strong alkaline zincate solution containing zinc hydroxide, normally made up of zinc oxide and caustic soda. The ratio of these constituents may effect the adhesion of subsequently plated material, as may the physical conditions and the time and temperature of the immersion during zincating. The presence of copper in the zincating solution assists adhesion of some alloys during subsequent plating, and substitution of zinc sulphate for zinc oxide may also be beneficial.

[0028] The zincating process need only proceed until a small portion of the aluminum is dissolved and replaced by zinc coating 304. Once aluminum seed layer 302 is pretreated to form zinc coating 304, the substrate may then be electroplated using the process described above to form conformal silver layer 208, as depicted in **Figure 3C**. Conformal silver layer 208 is formed to a thickness preferably not more than about 0.25 to 0.30 μm. Formation of conformal silver layer 208 progresses uniformly from seed layer 302 and accompanying zinc coating 304 as described earlier, filling groove 114 without significant potential for bridging or voids within the filled groove 114. Portions of conformal silver layer 208, zinc coating 304, and aluminum seed layer 302 lying above insulating layer 112 are removed, for example, by CMP to leave a silver interconnect within groove 114.

[0029] Referring to **Figures 4A through 4D**, cross-sections illustrating a process for forming copper and silver interconnects in accordance with an alternative embodiment of the present invention are shown. As with the alternative process of **Figures 3A-3C**, the instant alternative process follows the steps described above in connection with **Figures 2A-2G** up to the point of forming the seed layer. The unique portion of the instant alternative process again begins with groove 114 etched into insulating layer 112 and having adhesion layer 202 and barrier layer 204 deposited over insulating layer 112 and on the sidewalls and bottom of groove 114, as depicted in **Figure 4A**.

[0030] As with the alternative process depicted in **Figures 3A-3C**, an aluminum seed layer 302 is sputter deposited over adhesion layer 204 to a thickness of about 200 to 300 Å, as depicted in **Figure 3A**. The zincating process is again employed to pre-treat aluminum seed layer 302, forming zinc coating 304, as illustrated in **Figure 4B**. However, the zincating process preferably includes a chelating agent and approximately 6 g/l of copper. In this alternative, the electroplating process to fill groove 114 begins with electroplating in a copper solution to form conformal copper layer 402 over insulating layer 112 and within groove 114, as depicted in **Figure 4C**. Copper may be plated directly onto zinc coating 304 using, for example, a cyanide copper solution or a copper pyrophosphate solution. The presence of copper within the alkaline zincating solution as described is desirable where a copper pyrophosphate bath is employed for copper plating. Any increase in the resistivity of the zinc/aluminum/silver interconnect or the zinc/copper/aluminum interconnect should be negligible over the silver interconnect.

[0031] A suitable process for copper plating using a copper pyrophosphate solution involves immersion of the substrate in a solution containing approximately 210 g/l of phosphate (as P_2O_7), approximately 30 g/l of copper (as Cu), and approximately 3 g/l of ammonia (as NH_3). The solution is operated at a temperature of between about 40°C and 60°C, with a pH between about 7.5 and 8.5, and a current density of approximately 2-4

A/dm², with air agitation. A tendency for the pH of the solution to rise may occur as a result of drag-in (transfer of constituents) from the zincate solution, but may be corrected by the addition of dilute tartaric acid. High pH may lead to blistering (formation of bubbles) of the deposited copper, as may high free-cyanide content in cyanide copper solutions and high operating temperatures.

[0032] While copper has a higher resistivity than silver, it is also less expensive than silver. Interconnects formed with appropriate copper/silver metal combinations may have an acceptable total resistivity. In fact, the resistivity may not be much higher than the resistivity for the silver interconnect, thus, still achieving smaller cross-sections and higher densities than conventional metal (aluminum) interconnects. Thus, conformal copper layer 402 may be formed to a thickness occupying up to, but preferably not exceeding, two-thirds of the space remaining within groove 114 when plating is performed. Thus, for example, if groove 114 is etched with a maximum width of 0.30 μm and adhesion layer 202, barrier layer 204, and aluminum seed layer 302/zinc coating 304 each are formed to a thickness of 200 Å (leaving space having a width of 0.18 μm within groove 114), conformal copper layer 402 may be formed to a thickness of up to about 600 Å. Following formation of conformal copper layer 402, a conformal silver layer 208 is formed by electroplating as described above to fill the remaining space within groove 114. In this alternative, conformal silver layer 208 is formed to a thickness of at least 600 Å where groove 114 is etched with a maximum width of 0.30 μm as previously described, and may be formed to a thickness of 800 to 1,000 Å to insure that groove 114 will be completely filled.

[0033] Portions of conformal layer 208, copper layer 402 if any, seed layer 302, barrier layer 204, and adhesion layer 202 which are above the upper surface of insulating layer 112 are preferably removed to leave the metal-filled groove as an interconnect. These portions may be removed by wet etch, dry etch, CMP, or any combination of the processes which may be suitable for a particular process flow.

[0034] Although the embodiments described above employ electroplating, electroless plating may also be utilized for forming the conformal silver or copper layers. With electroplating, also referred to as "electrolytic plating," typically larger plated layer thicknesses are formed at sharp edges and corners and thinner thicknesses are formed within shielded areas and recesses using electroplating processes. With electroless plating, the plated layer thickness is generally uniform regardless of the profile geometry of the surface being plated. Thus, the uniformity of the plated layer thickness depends upon both the plating method employed and the profile geometry of the surface being plated. Electroless plating may be employed in the present invention, provided solutions furnishing the appropriate anodic and cathodic reactions are employed. However, electroplating is capa-

ble of plating a layer to a desired thickness faster than electroless plating. Furthermore, for the dimensions involved in the present invention, plated layer thickness variations resulting from electroplating are within acceptable tolerances, and should not affect the ability of electroplating to completely fill the etched grooves without bridging or leaving voids within the interconnect body.

[0035] The present invention provides a process for forming interconnects with metals having lower resistivity than the aluminum or aluminum alloys conventional employed for interconnects. Thus, interconnects having a smaller cross-sectional area may be formed and still provide satisfactory signal transmission. In turn, smaller cross-sections allow a higher density of interconnects to be formed on an integrated circuit die having a given size. The process of the present invention for forming interconnects is compatible with customary practices for forming other features of an integrated circuit. Thus, lower resistivity interconnects having a higher density may be readily formed on conventional integrated circuits by the present invention.

[0036] While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

Claims

1. A method of forming interconnects in an integrated circuit, comprising:

forming a dielectric layer over a substrate;
forming a groove for an interconnect in the dielectric layer;
plating the substrate with silver to form a conformal silver layer on an upper surface of the dielectric layer and on sidewalls of the groove, filling an unfilled portion of the groove; and removing portions of the conformal silver layer on the dielectric layer, leaving a silver interconnect within the groove.

2. The method of claim 1, wherein the step of forming a groove for an interconnect in the dielectric layer further comprises:

forming a groove having a portion extending completely through a thickness of the dielectric layer.

3. The method of claim 1 or claim 2 wherein the step of plating the substrate with silver further comprises:

electroplating the substrate by connecting an electrode to the substrate and immersing the substrate in a silver solution.

4. The method of claim 1, further comprising:

prior to plating the substrate, forming an adhesion layer on the upper surface of the dielectric layer, on sidewalls of the groove, and on a bottom of the groove to a thickness of approximately 200 Å.

5. The method of claim 1, further comprising:

prior to plating the substrate, forming a barrier layer over the upper surface of the dielectric layer, over sidewalls of the groove, and over a bottom of the groove to a thickness of approximately 200 Å.

6. The method of claim 1, further comprising:

prior to plating the substrate, forming a silver seed layer over the upper surface of the dielectric layer, over sidewalls of the groove, and over a bottom of the groove to a thickness of approximately 200 Å.

7. The method of claim 1, further comprising:

prior to plating the substrate:

forming an aluminum seed layer over the upper surface of the dielectric layer, over sidewalls of the groove, and over a bottom of the groove to a thickness of approximately 200 Å; and
zincating the substrate to form a zinc coating on the aluminum seed layer.

8. A method of forming interconnects in an integrated circuit, comprising:

forming an oxide over a substrate including a contact region;
etching a groove for an interconnect through the oxide extending at least in part over the contact region and exposing a portion of the contact region;
plating the substrate with silver to form a conformal silver layer on an upper surface of the oxide and within the groove, filling an unfilled portion of the groove and electrically contacting the exposed portion of the contact region; and
etching the substrate to remove portions of the conformal silver layer above the oxide, leaving an interconnect composed at least partially of silver within the groove in contact with the ex-

posed portion of the contact region.

9. The method of claim 8, further comprising:

forming an adhesion layer on the oxide and on surfaces within the groove;
forming a barrier layer on the adhesion layer over the oxide and over the surfaces within the groove; and
forming a seed layer on the barrier layer over the oxide and over the surfaces within the groove.

10. The method of claim 9, wherein the step of forming an adhesion layer further comprises:

forming a titanium layer on the oxide and on the surfaces within the groove to a thickness of approximately 200 Å.

11. The method of claim 9, wherein the step of forming a barrier layer further comprises:

forming a titanium nitride layer on the adhesion layer over the oxide and over the surfaces within the groove to a thickness of approximately 200 Å.

12. The method of claim 9, wherein the step of forming a seed layer further comprises:

forming a silver layer on the barrier layer over the oxide and over the surfaces within the groove to a thickness of approximately 200 Å.

13. The method of claim 9, wherein the step of forming a seed layer further comprises:

sputter depositing silver to form the seed layer.

14. The method of claim 9, wherein the step of forming a seed layer further comprises:

sputter depositing aluminum to form the seed layer; and
zincating the substrate to form a zinc coating on the aluminum seed layer.

15. The method of claim 14, further comprising:

after forming the seed layer and prior to plating the substrate with silver, plating the substrate with copper to form a conformal copper layer on the seed layer, over the oxide and over the surfaces within the groove, leaving at least a portion of the groove unfilled.

16. The method of claim 14, wherein the step of etching

a groove for an interconnect further comprises:

etching a groove having a minimum width of approximately 0.25 μm .

17. The method of claim 14, wherein the step of plating the substrate with silver further comprises:

immersing the substrate, twice for a duration of about 10 seconds each time, in a first solution containing between 1 and 5.3 g/l of silver cyanide and between 67.5 and 90 g/l of sodium cyanide at a temperature of approximately 27°C, with a current density of approximately 1.5-2.5 A/dm² at 6 volts being passed through the solution; and
immersing the substrate in a first solution containing approximately 30 g/l of silver cyanide, 56 g/l of potassium cyanide, 45 g/l of potassium carbonate, and 41 g/l of free potassium cyanide at a temperature of 27°C with a current density of 0.5 A/dm² being passed through the solution.

18. The method of claim 17, wherein the step of plating the substrate with silver further comprises:

prior to immersing the substrate in the first and second solutions, immersing the substrate in a solution containing zinc hydroxide.

19. The method of claim 18, wherein the step of plating the substrate with silver further comprises:

prior to immersing the substrate in the first and second solutions, immersing the substrate in a solution containing approximately 210 g/l of phosphate, approximately 30 g/l of copper, and approximately 3 g/l of ammonia operated at a temperature of between about 40°C and 60°C with a pH between about 7.5 and 8.5 and a current density of approximately 24 A/dm².

20. A structure of a portion of an integrated circuit, comprising:

a dielectric layer over a substrate;
a groove extending into the dielectric layer from an upper surface of the dielectric layer and defining a path for an interconnect; and
silver filling at least a portion of the groove to form the interconnect.

21. The structure of claim 20, wherein the dielectric layer is oxide.

22. The structure of claim 20, wherein the groove has a maximum width of 0.30 μm .

23. The structure of claim 20, wherein the groove extends completely through a thickness of the dielectric layer.

24. The structure of claim 20, wherein the groove is formed over a contact region within the substrate and exposes a portion of the substrate.

25. The structure of claim 20, wherein the groove is formed over a contact region within the substrate and exposes a portion of the substrate.

26. The structure of claim 20, further comprising:

an adhesion layer having a thickness of approximately 200 Å between sidewalls and a bottom of the groove and the silver.

27. The structure of claim 20, further comprising:

a barrier layer having a thickness of approximately 200 Å between sidewalls and a bottom of the groove and the silver.

28. The structure of claim 20, further comprising:

a seed layer having a thickness of approximately 200 Å between sidewalls and a bottom of the groove and the silver.

29. The structure of claim 28, wherein the seed layer comprises silver.

30. The structure of claim 28, wherein the seed layer comprises aluminum having a zinc coating.

31. A structure of a portion of an integrated circuit, comprising:

an oxide over a substrate including a contact region;
a groove extending through the oxide at least in part over the contact region, exposing a portion of the contact region and defining a path for an interconnect; and
silver filling at least a portion of the groove to form the interconnect.

32. The structure of claim 20 or claim 31, wherein the groove has a minimum width of about 0.25 μm or 0.18 μm .

33. The structure of claim 20 or 32, wherein the groove is a deep groove having a height-to-width aspect ratio greater than 2-to-1.

34. The structure of claim 20 or 31, wherein the groove has a truncated V-shaped cross-section.

35. The structure of claim 31, further comprising:

a titanium adhesion layer having a thickness of approximately 200 Å on the sidewalls of the groove between the oxide and the silver and on a bottom of the groove between the substrate and the silver; and
a titanium nitride barrier layer having a thickness of approximately 200 Å between the adhesion layer and the silver.

36. The structure of claim 35, further comprising:

an aluminum seed layer with a zinc coating having a combined thickness of approximately 200 Å between the barrier layer and the silver.

37. The structure of claim 36, further comprising:

a copper layer between the zinc-coated seed layer and the silver.

38. The structure of claim 37, wherein the copper layer has a thickness of approximately 600 Å.

39. An intermediate structure of a portion of an integrated circuit, comprising:

an oxide over a substrate including a contact region;
a groove extending through the oxide at least in part over the contact region, exposing a portion of the contact region and defining a path for an interconnect; and
silver over the oxide and within the groove, filling at least a portion of the groove to form the interconnect.

40. The structure of claim 20 or claim 39, wherein the silver has a seam at a point of convergence for silver plated from opposing sidewalls of the groove.

41. The structure of claim 40, further comprising:

a titanium adhesion layer having a thickness of approximately 200 Å on the sidewalls of the groove between the oxide and the silver and on a bottom of the groove between the substrate and the silver;
a titanium nitride barrier layer having a thickness of approximately 200 Å between the adhesion layer and the silver;
an aluminum seed layer with a zinc coating having a combined thickness of approximately 200 Å between the barrier layer and the silver; and
a copper layer having a thickness of approximately 600 Å between the zinc-coated seed layer and the silver.




Figure 1A




Figure 1B




Figure 1C




Figure 1D




Figure 1E




Figure 1F




Figure 1G




Figure 1H




Figure 2A




Figure 2B




Figure 2C




Figure 2D




Figure 2E




Figure 2F




Figure 2G




Figure 3A




Figure 3B




Figure 3C




Figure 4A




Figure 4B




Figure 4C




Figure 4D




Figure 5A
(Prior art)




Figure 5B
(Prior art)




Figure 5C
(Prior art)




Figure 5D
(Prior art)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 30 4867

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP 0 628 998 A (EBARA CORP ; TOKYO SHIBAURA ELECTRIC CO (JP)) 14 December 1994 (1994-12-14)	1,3-5,8, 20,21, 26,27, 31,39 9,10	H01L21/768 H01L21/288 H01L23/532
A	* column 1, line 37 - column 2, line 19 * * column 3, line 9 - line 42 * * column 5, line 7 - column 6, line 30; claims 2,4-6,8; figures 2A-D *		
X	US 5 739 579 A (CHIANG CHIEN ET AL) 14 April 1998 (1998-04-14)	1,2,5,8, 20-23, 27, 31-33,39 11.16	
A	* column 5, line 40 - column 6, line 65 * * column 17, line 52 - column 20, line 23; figures 22-24 *		
X	US 5 627 102 A (KATAGIRI TOMOHARU ET AL) 6 May 1997 (1997-05-06)	20,21, 23,24, 26,27, 31,32 1,2, 8-11,16, 35.41	TECHNICAL FIELDS SEARCHED (Int.Cl.6) H01L
A	* column 8, line 21 - column 9, line 5 * * column 14, line 60 - column 15, line 13 * * column 17, line 48 - line 53; figures 3A-E *		
X	US 5 763 953 A (IIJIMA TADASHI ET AL) 9 June 1998 (1998-06-09)	20-22, 26-28, 31,32,39 1,4,5, 8-11,16, 35	
A	* column 7, line 50 - column 8, line 24 * * column 13, line 1 - line 56 * * column 14, line 33 - column 15, line 18; figures 5A-D,26A-F,30A-G *		
-/--			
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 17 September 1999	Examiner Micke, K
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : prior art document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

L-011-1164 1503 03 87 (P/M/C/201)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 30 4867

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 5 723 028 A (PORIS JAIME) 3 March 1998 (1998-03-03)	20, 24, 28	
A	* column 2, line 66 - column 3, line 22 * * column 6, line 17 - column 7, line 59; figures 2, 3, 5, 6, 7AB * ---	1-3, 5, 8, 9, 11, 15	
A	US 3 808 470 A (KNIEPKAMP H) 30 April 1974 (1974-04-30) * column 3, line 53 - column 5, line 15; figures 5-13 * -----	6, 9, 12, 17, 28, 29	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
Place of search THE HAGUE		Date of completion of the search 17 September 1999	Examiner Micke, K
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published or, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EP FORM 1503 03 02 (P04C01)

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 99 30 4867

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

17-09-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0628998 A	14-12-1994	US 5500559 A	19-03-1996
		US 5656542 A	12-08-1997
		JP 7130736 A	19-05-1995
US 5739579 A	14-04-1998	US 5612254 A	18-03-1997
		US 5817572 A	06-10-1998
		GB 2268329 A, B	05-01-1994
		JP 6069353 A	11-03-1994
		SG 42982 A	17-10-1997
US 5627102 A	06-05-1997	JP 6283440 A	07-10-1994
		JP 6333859 A	02-12-1994
		JP 7226387 A	22-08-1995
US 5763953 A	09-06-1998	JP 6204218 A	22-07-1994
		JP 6326102 A	25-11-1994
		US 5529954 A	25-06-1996
		DE 4400200 A	07-07-1996
US 5723028 A	03-03-1998	US 5368711 A	29-11-1994
		US 5256274 A	26-10-1993
US 3808470 A	30-04-1974	DE 2153889 A	03-05-1973
		BE 790652 A	15-02-1973
		CA 978660 A	25-11-1975
		CH 546482 A	28-02-1974
		FR 2158019 A	08-06-1973
		GB 1359780 A	10-07-1974
		IT 969931 B	10-04-1974
		JP 48053674 A	27-07-1973
		JP 56030701 B	16-07-1981
		LU 66376 A	23-01-1973
		NL 7214432 A	02-05-1973
		SE 376115 B	05-05-1975

LPOJ 01/04/1999

For more details about this annex see Official Journal of the European Patent Office, No. 12/92